ESD Moisture Barrier Bag for Wafer PCB Packing

Product Details
Customization: Available
Industrial Use: Food, PCB, Wafer
Transparency: Opaque
Gold Member Since 2022

Suppliers with verified business licenses

Audited Supplier

Audited by an independent third-party inspection agency

Registered Capital
10000000 RMB
  • ESD Moisture Barrier Bag for Wafer PCB Packing
  • ESD Moisture Barrier Bag for Wafer PCB Packing
  • ESD Moisture Barrier Bag for Wafer PCB Packing
  • ESD Moisture Barrier Bag for Wafer PCB Packing
  • ESD Moisture Barrier Bag for Wafer PCB Packing
  • ESD Moisture Barrier Bag for Wafer PCB Packing
Find Similar Products

Basic Info.

Model NO.
MBB001
Layered
Heat Seal
Hardness
Soft
Basic Level
Pet/Al/Ny/PE
Heat Seal
LLDPE
Functional Layer
AL
Packaging
Bag
Bag Sealing Methods
Flat Bag Packaging
Transport Package
Carton and Pallet
Specification
customized
Trademark
Winet
Origin
China
HS Code
392321

Product Description

ESD Moisture Barrier Bag is widely used in vacuum packing of static sensitive electronic components, precise equipment, chemical raw material and medical intermediate etc.

Application:
ESD Moisture Barrier Bag is mainly applied to pack PCB, wafer, IC, large precise mechanical equipment, chemical raw material, medical intermediate, food and so on.

Features:
1. It is made of 3 or 4-layer laminated film. This film is featured of good moisture barrier and UV-light isolation property.
2. Different bag types are available as zip-lock bag, flat open bag, gusset bag, 3D large bag and round-bottom bag etc.
3. Film thickness and structure can be customized with enough MOQ.

Service and quality control  
1. We can support customers to print their logo or product introduction etc. with customers' authorization certificate.
2. Various thickness and special material structure can be customized.
3. The third-party testing reports are available such as ROHS and Halogen etc.

Material Structure:
ESD Moisture Barrier Bag for Wafer PCB PackingSpecification
 
Material Composition PET/AL/NY/PE
Inner Surface Resistance ANSI ESD-STM-11.11   ≤ 1011 ohm
Outer Surface Resistance ANSI ESD-STM-11.11 ≤ 1011 ohm
Decay Time IEC61340-5-1(±1000V~±100V) < 2s
Friction Voltage   < 100V  
WVTR     ASTM F1249-2013 < 0.0003g/100in2/24hs
OTR      ASTM D3985-2017 < 0.01cc/100in2/24hs
 
Factory Show:
ESD Moisture Barrier Bag for Wafer PCB PackingESD Moisture Barrier Bag for Wafer PCB Packing
Product Picture:
ESD Moisture Barrier Bag for Wafer PCB PackingESD Moisture Barrier Bag for Wafer PCB PackingESD Moisture Barrier Bag for Wafer PCB PackingESD Moisture Barrier Bag for Wafer PCB Packing

Send your message to this supplier

*From:
*To:
*Message:

Enter between 20 to 4,000 characters.

This is not what you are looking for? Post a Sourcing Request Now
Contact Supplier